

FIG. 1





FIG. 2






FIG. 3




FIG. 4

Fix	Margin On	Action	Add $\Delta T_{\text{ext}}$
Tsu	$T_{\text{co,max}}, T_h$	$\uparrow T_{\text{ext}}$	-
$T_h$	$T_{\text{co,min}}, T_{\text{su}}$	$\uparrow T_{\text{ext}}$	-
$T_h$	-	$\uparrow T_{\text{ext}}$	Yes
$T_{\text{co,max}}$	Tsu	$\uparrow T_{\text{ext}}$	-
$T_{\text{co,min}}$	$T_h$	$\uparrow T_{\text{ext}}$	-
$T_{\text{co,min}}$	-	$\uparrow T_{\text{ext}}$	Yes

FIG. 5







FIG. 8






FIG. 9




FIG. 10





FIG. 11



A	: Pwrgd
B	: (!CDElock·PLLlock) + !PLLlock
C	: CDElock·PLLlock·FSMen
D	: PLLlock·!FSMen
E	: !TapEqFuse·!Mlock
F	: !TapEqFuse·Mlock
G	: TapEqFuse
H	: PLLlock
OUT1	: # (FSMen), Tap = 000; Else Tap = Fuse Value
OUT2	: Tap = Fuse Value
OUT3	: Tap = Tap + 1

FIG. 12




FIG. 13




FIG. 14

Condition	Voltage	Bias Code
95nm, 95°C	1.10V	1000101
(Slow)	1.25V	0110011
	1.40V	0101100

Condition	Voltage	Bias Code
75nm, 5°C	1.10V	0101110
(Fast)	1.25V	0100101
	1.40V	0011101

FIG. 15




FIG. 16




FIG. 17